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In this study, we have demonstrated nonvolatile memory devices using graphene quantum-dots
(GQDs) trap layers with indium zinc oxide (IZO) semiconductor channel. The Fermi-level of
GQD was effectively modulated by tunneling electrons near the Dirac point because of limited
density of states and weak electrostatic screening in monolayer graphene. As a result, large
gate modulation was driven in IZO channel to achieve a subthreshold swing of 5.21 V/dec
(300 nm SiO2 gate insulator), while Au quantum-dots memory shows 15.52 V/dec because of
strong electrostatic screening in metal quantum-dots. Together, discrete charge traps of GQDs
enable stable performance in the endurance test beyond 800 cycles of programming and eras-
ing. Our study suggests the exciting potential of GQD trap layers to be used for a highly prom-
ising material in non-volatile memory devices. VC 2015 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4914306]
Graphene, with remarkable properties such as high car-
rier mobility,1,2 thermal conductivity,3 one atomic thick
planner structure, and high transparency and flexibility,4–8
exhibits exciting potential for electronic device and nonvo-
latile memories.9–16 Several studies have tried to employ
graphene or graphene-related materials for charge storage
layer in nonvolatile memories.17,18 Because graphene trap
layer is a single continuous material; however, local defects
in the tunneling oxide (TO) produce the leakage of whole
trap charges in graphene trap layer by lateral charge move-
ment, which can limit data retention and density. Recently,
graphene quantum-dots (GQDs) have been suggested for a
discrete charge trap layer.19 GQDs offer an advantage of
preventing lateral charge movement as a result of their
lower sensitivity to local defects, thereby enhancing mem-
ory data-retention.20 However, multi-layer GQDs in this de-
vice strongly screen the gate field and thus reduce the effect
of gate modulation in energy band of semiconductor chan-
nel, while gate electric field can effectively penetrate
through monolayer graphene to modulate the energy band
of semiconductor channel because of the finite density of
states (DOS) and weak screening effect by monolayer
graphene.21–24
Here, we have demonstrated the non-volatile memory
device with monolayer GQD trap layer. Applied gate field
penetrates through ultra thin monolayer GQDs and effec-
tively modulates the energy band of indium zinc oxide (IZO)
channel. As a result, our device achieved a fast subthreshold
swing of 5.21 V/dec (300 nm SiO2 gate insulator) that is
three times lower than that of Au quantum-dots (Au QDs)
memory (15.52 V/dec). Together, discrete charge traps of
GQDs provide high stability in the endurance test up to 800
cycles of programming and erasing.
Figure 1 shows a schematic illustration of experimental
fabrication procedure of a nonvolatile memory device with
GQD trap layer. Graphene monolayer was synthesized on
copper foil using a chemical vapor deposition (CVD)
method,25 and transferred on the Si/SiO2 wafer using poly
methyl methacrylate (PMMA).26 After etching PMMA in ac-
etone solution,10 nm of Au film was deposited on graphene
by thermal evaporation. Au film was aggregated to form Au
QDs by annealing at 300 C for 1 h in the furnace. Oxygen
plasma was used to remove the exposed graphene, leaving
only the graphene protected underneath the Au QDs to form
GQDs.27 Au QDs were removed by dipping in Au etchant
for 3 s, and only GQDs remained on the substrate. 10 nm of
Al2O3 layer was deposited for tunneling oxide layer using
atomic layer deposition (ALD). The 60 nm of IZO semicon-
ductor layer was formed on the GQD trap layer by spin-
coating and annealing IZO solution. The IZO channel was
patterned in selective area by photo-resist mask and dipping
in HCl solution to remove the exposed IZO, and then photo-
resist mask was removed by acetone solution. For the final
step, the source and drain electrodes (Cr/Au 10/60 nm) were
patterned on the IZO channel by conventional photolithogra-
phy process. The SiO2/Si substrate was used as a back gate
dielectric/back gate for electrical measurements.
Figure 2(a) shows scanning electron microscope (SEM)
images of Au QDs formed by thermal annealing of 10 nm
Au film. The nonvolatile memory device was fabricated with
Au QDs trap for the comparison with GQD trap layer. Figure
2(b) is the SEM image of the patterned GQDs by oxygen
plasma etching of exposed graphene while leaving the
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graphene protected underneath the Au quantum-dots to form
GQDs. The size of the Au-QDs was measured to be about
20–30 nm and the size of GQDs is almost matched to Au
quantum-dots protectors. The thickness of Au-QDs was
measured by atomic force microscopy (AFM) in Figure 2(c).
The thickness of Au-QDs was measured to be about
10–20 nm. In Figure 2(d), GQDs were clearly visible in
AFM image with a thickness 2–3 nm. The GQDs have a
thickness of 2–3 nm, which is thicker than that of monolayer
graphene (1 nm on SiO2 substrate), because SiO2 substrate
was also etched by oxygen plasma during graphene etching
process.
Nonvolatile memory devices were fabricated by spin-
coating and patterning of IZO semiconductor layer on the
quantum-dots covered with tunneling Al2O3 layer of 10 nm
(Fig. 3(a)).The source and drain electrodes were located on
the IZO channel with 25 lm in width and 5 lm in length.
The transfer characteristic of the IZO transistor without
trap layer is shown in Figure 3(b). A small hysteresis of
15 V was observed initially which originates from defects
in IZO layer and SiO2 surface. Charge trap layer is neces-
sary in order to construct a memory device in the present
configuration. Charge storage in discrete charge traps such
as metal quantum-dots instead of the commercially used
polysilicon layer has been intensively studied to prevent
lateral charge leakage through local defects and thus
enhance memory data-stability.19 In this study, GQDs and
Au QDs are introduced for discrete charge traps.
Hysteresis of IZO transistor was remarkably increased to
55 V and 60 V by the trapped charges of GQDs (red line)
and Au quantum-dots (blue line), respectively (Fig. 3(c),
FIG. 1. Schematic illustration for the fabrication of nonvolatile memory device using GQD trap layer.
FIG. 2. SEM images of (a) Au QDs and (b) GQDs trap layer. AFM images
of (c) Au QDs and (d) GQDs trap layer.
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Table I). It is of note that the GQD memory revealed a fast
subthreshold swing of 5.21 V/dec, three times smaller than
Au QDs memory (15.53 V/dec) and similar to IZO transistor
(3.73 V/dec) (Table I). Because of this fast subthreshold
swing characteristics in GQDs compared to that in Au QD
memory, the source-drain current in GQD memory was
effectively modulated by an applied gate bias (Fig. 3(c)). As
a result, on current (Ion) in GQD memory was enhanced to
6.68  108 A from 3.33  109 A and on/off ratio to 105
from 103 in the same gate voltage range.
Fast modulation in GQDs memory can be explained by
the band diagrams shown in Figure 4, depicting the cases of
GQDs memory (Figs. 4(a) and 4(b)) and Au QDs memory
(Figs. 4(c) and 4(d)) at negative and positive gate voltages.
The gate electric field is applied between silicon back gate
and IZO channel across the QD trap layer. The Fermi-level of
GQD can be effectively modulated near the Dirac point
because of limited electron density of states (Figs. 4(a) and
4(b)).21 When a negative gate voltage (Vg) is applied between
Si substrate and IZO layer, electrons in GQDs tunnel cross the
TO and reach the IZO channel, as shown schematically in
Figure 4(a). Fermi-level (EF) in GQDs is largely downshifted
from the Dirac point with tunneling electrons because of lim-
ited DOS near the Dirac point of GQDs. The decrease of the
Fermi energy EF in the GQDs could lead to effectively
increase the energy band of TO and IZO. With a positive gate
voltage, electrons from IZO tunnel to GQDs (Fig. 4(b)). The
EF in GQDs is largely shifted up by tunneling electrons from
IZO, and then the energy bands of TO and IZO are effectively
decreased. In contrast, the Fermi-level of Au QDs can barely
be shifted by the tunneling electrons due to the large DOS and
strong screening effect of the metal quantum-dots (Figs. 4(c)
and 4(d)). As a result, the energy band of TO and IZO is
hardly modulated by the applied gate bias. We emphasize that
the use of GQDs in memory device is critical because graphe-
ne’s low DOS enables greater shift in EF by a given gate bias
compared with a conventional metal trap layers. Furthermore,
weak electrostatic screening of atomic sized monolayer gra-
phene (1 nm) effectively transfer the gate electric field,
while relatively thicker Au-QD (15 nm) largely screen the
gate field and interrupt the IZO gate modulation.
Figure 5(a) shows the memory window with various gate
voltage sweep speed. The memory window was increased
FIG. 3. (a) Optical image of the nonvolatile memory device with GQD trap
layer. In this device, IZO of 20 nm was used for channel and Cr/Au
(10/60 nm) was used for source and drain electrodes. (b) Transfer (IDS-VG)
characteristics of IZO transistor without trap layer. (c) Transfer characteristics
of nonvolatile memory devices with GQDs trap layer (red line) and Au QDs
(blue line). All devices were measured with same speed of 9.55 V/s.
TABLE I. Device parameters of IZO transistor and IZO nonvolatile memory






swing (V/dec) Ion (A) Ion/off
IZO 15 3.73 2.29  106 2.10  106
IZO- GQDs 55 5.21 6.68  108 1.00  105
IZO- Au QDs 60 15.53 3.33  109 4.75  103
FIG. 4. Schematic illustration of energy band diagrams of nonvolatile mem-
ory devices with GQD charge-trap at (a) negative gate voltage and (b) posi-
tive gate voltage. BO is blocking oxide and TO is tunneling oxide.
Schematic illustration of energy band diagrams of nonvolatile memory devi-
ces with Au QD charge-trap at (c) negative gate voltage and (d) positive
gate voltage. Weak electrostatic screening in GQDs enables efficient modu-
lation of IZO energy band, while gate field is primarily screened by Au
QDs.
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with decreasing sweep speed because more charges are
trapped in GQDs charge trap. Figure 5(b) shows the procedure
for charge trapping and the corresponding transfer characteris-
tics. When the gate bias sweeps from 120 V to þ120 V,
holes are trapped in GQD charge traps. Positive electric field
is applied to the IZO channel by the trapped holes, and as a
consequence, the threshold voltage is shifted to VGS¼70 V.
On the contrary, the electrons were trapped in GQD layer
when the gate bias sweeps from þ120 V to 120 V. The
trapped electrons apply the negative electric field to the IZO
channel, causing the threshold voltage shift to VGS¼þ10 V.
As a result, large hysteresis of 80 V is induced by the gate
voltage sweeping from þ120 V to 120 V. The on/off ratio of
105 is observed at a reading voltage of VGS¼ 0 V. We mea-
sure the endurance characteristics of our GQD memory device
(Figs. 5(c) and 5(d)). Programming and erasing are repeated
with VGS¼120 V and VGS¼þ120 V, respectively, and the
current was measured with VGS¼ 0 V between the program-
ming and erasing. The program and erase states are clearly
demonstrated with an on/off ratio of 105 (Fig. 5(c)), and each
state shows almost the same current in the subsequent repeti-
tions. The endurance test was repeated over 800 cycles (Fig.
5(d)). The on and off states were well maintained without sig-
nificant changes.
In conclusion, we have demonstrated non-volatile mem-
ory device using discrete GQD trap layer. The Fermi-level of
GQDs was effectively modulated near the Dirac point
because of limited density of states and weak electrostatic
screening in monolayer graphene. As a result, GQD memory
achieved three times faster subthreshold swing of 5.21 V/dec
(300 nm SiO2 gate insulator) than that of Au QD memory
(15.53 V/dec) which has strong electrostatic screening with
overlapped parabolic DOS dispersion. Together, our devices
with discrete charge traps enable stable endurance up to 800
cycles of programming and erasing. This study suggests the
exciting potential of GQD trap layer for a highly promising
material in non-volatile memory devices.
Graphene was synthesized by copper-catalyzed atmos-
pheric pressure CVD using a gas mixture of Ar, H2 and
diluted CH4, where CH4 gas is a carbon-containing precur-
sor.25 The 10 nm Au film was deposited on the graphene by
thermal evaporation at 2 106 Torr. Au film was aggregated
to form Au quantum-dots by annealing at 300 C for 1 h under
ambient conditions. To form the GQDs, O2 plasma etching
was performed at an O2 flow rate of 5 sccm and a power of
1 W for 20 s. Au QDs were removed by dipping in Au etchant
(GE 8111) with an etch rate of 3 nm/s at room temperature.
The Al2O3 tunneling oxide was deposited by commercial
ALD apparatus (Lucida D100, NCD Technology, Korea). For
IZO semiconductor channel, a 0.03 M mixture of zinc acetate
dehydrate [Zn(OAc)22H2O] and indium nitrate hydrate
[In(NO3)34H2O] was used as a solgel precursor; a mole ra-
tio of In/Zn was fixed at 1:1, which were dissolved in 2-ME.
Monoethanolamine (EA) was added with a mole ratio of In/
FIG. 5. (a) Memory window of GQD memory device measured with various gate voltage sweep speed. (b) Hysteresis in transfer characteristics of GQDs trap
layer. Arrows indicate the gate voltage sweeping direction. (c) Programming/erasing corresponding (0, 1) series of 1-bit memory cell. (d) Endurance test with
repeating programming (VG¼120 V) and erasing (VG¼ 120 V) cycles.
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EA¼ 1:10 and then stirred for 1 h at room temperature to
form stable IZO precursor solution.28 IZO precursor solution
was spin-coated at 3000 rpm for 1 min and prebaked on a hot
plate at 160 C for 10 min to remove organic solvent. The pre-
baked IZO film was cooled at room temperature, and then
20 nm of IZO film was formed. The aforementioned processes
were repeated 3 times to make 60 nm IZO film. IZO thin films
were annealed at 400 C for 1 h in the furnace. The source and
drain electrodes of Cr (5 nm)/Au (60 nm) were patterned by
photolithography and e-beam evaporation. Electrical transport
measurements were conducted with a probe station and a
source/measure unit (Agilent B2900A) at room temperature.
Scanning electron microscope (JEOL, JSM-7401 F) images
were taken in a secondary electron image mode under a pres-
sure of 4  103 Torr (1 Torr–133.3 Pa).
This paper was supported by Faculty Research Fund,
Sungkyunkwan University, 2013.
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